---

---

new synchronisation interface based on clamped-gain semiconductor optical amplifier gates.
This prototype version of the threading and synchronization interface for MAESTRO is being designed with the intent
LDAP-Based Control Enables Developers to Deliver Advanced Synchronization Support Between Popular Directory Services.

---

Posted by waqasahmad

In short Synchronization Interface of the computer sync signal and video or other signal input is provided by shifting the computer sync signal to bring it into alignment.

---

Posted by HamidAliKhan

The synchronization of the computer sync signal and video or other signal input is provided by shifting the computer sync signal to bring it into alignment.

---

Posted by sagitraz

Synchronisation interfaces are synchronous (i.e. Normally PRC-traceable). The network limits for Synchronisation interfaces are specified using MTIE and TDEV parameters with values given in EN 300 462-3-1. The input jitter and wander tolerance of clock equipment ports is specified in G812 or EN 300 462-4-1 and EN 300 462-7-1 (for equipment containing an SSU function) and G.813 or EN 300 462-5-1 (for equipment containing an SEC function).

---

Posted by manuel